I. INTRODUCTION

Q
UAD GATE MOSFETs has attracted much attention for downscaling CMOS technology up to 10 nm channel length due to its maximum gate control over the channel and high current drive capability [1] . In such transistors, the short channel effect (SCE) is controlled by the device geometry, and hence, an undoped (or lightly doped) ultrathin body is used to sustain the channel. Since the quantization of electron energy cannot be ignored in such ultrathin body devices, it is extremely important to consider quantum effects in their threshold voltage models. To the best of our knowledge, quantum threshold voltage model for short channel devices have not yet been reported apart from the recent long channel model, which is implicit in nature [2] . In this paper, we propose a physically based closed form quantum linear threshold voltage model, which is applicable for ultrathin and ultrashort channel quad gate devices and does not contain any unphysical fitting parameter. The 3-D Poisson equation and 2-D Schrödinger equation (with square potential well approximation) are solved in the weak inversion region to obtain the threshold voltage model. It is shown that electron distribution in energy subbands in the quad gate MOSFET is quite different from the bulk and double gate MOSFET. The proposed models are validated against the numerical device simulator Atlas [3] for different device architecture. The effect of effective mass and geometry variation on the threshold voltage is also studied using the proposed model. 
II. MODEL DEVELOPMENT
A. Potential Modeling
In ultrathin devices, the quantization of electron energy due to structural confinement becomes significant. Hence, the PoissonSchrödinger equations has to be consistently solved to obtain potential distribution and inversion charge density. However, in the weak inversion regime, one can approximate the Poisson equation as the Laplace equation by ignoring the inversion charge density, and hence, decouple the two equations. In the development of threshold voltage models, we have also taken the parabolic band approximation. We have used mid gap metals for the gates. Fig. 1 shows the schematic diagram of an undoped (or lightly doped) quad gate MOSFET. The same voltage is applied to all the four gates. In both the insulator and silicon region, the Poisson (Laplace) equation becomes
with the boundary conditions
Here, Φ is the potential, V bi is the built-in potential of a n + − i diode, V g is the gate potential and V ds is the drain to source voltage, H and W are the height and width of the silicon film, T ox is the gate oxide thickness, and L is the channel length, respectively. 3-D numerical simulation results show that in the insulator region the potential can be approximated as a linear function. We further neglect the corner effects. The potential inside the insulator region can then be expressed by linear interpolation as
Using superposition, the potential can be written as
Here, υ(x, y) is the long channel potential, which satisfy the boundary conditions (2) and (3). υ(x, y) should also satisfy the dielectric boundary conditions, namely (δυ/δx) and υ(x, y) are continuous at x = W/2, and (δυ/δy) and υ(x, y) are continuous at y = H/2. For quad gate MOSFET, where all the gates have same voltage, we have υ(x, y) = V g . Potentials u L (x, y, z) and u R (x, y, z) capture SCE and satisfies the boundary conditions (6) and (7) . Potentials u L (x, y, z) and u R (x, y, z) can be written as
Here, a Tnm , a bnm , a nm , b Tnm , b bnm , and b nm are the constants to be obtained from the boundary conditions (2) and (3). σ nm is given by the following expression:
The Poisson equation requires Φ and (δΦ/δx) be continuous in the x-direction, and Φ and (δΦ/δy) be continuous in the y-direction. The dielectric boundary conditions at the two silicon-insulator interfaces requires u L and (δu L /δx) be continuous at x = W/2, and u L and (δu L /δy) be continuous at y = H/2. Applying continuity in (11) and (13) along xdirection we get
Taking the ratio of the above two equations, we get λ n from the following equation:
Similarly, applying continuity in (12) and (13) along y-direction and taking their ratio, we get a equation for μ m as
Note that λ n and μ m depends only on the device parameters. Now u L can be rewritten as s nm U Lnm , where
Eigen functions u Lnm as defined by (22)- (24) are not orthogonal to each other. In order to evaluate the coefficient s nm , we need to construct a corresponding conjugate function set g n . It turns out that g nm can be made from the same set of functions as in (22)- (24) by choosing different multipliers in different regions and constants α nm , β nm , and γ nm appropriately. The conjugate function set g nm is found as
The constants α nm , β nm , and γ nm are given as
Similarly, u R can be written as t nm u Rnm , where u Rnm is given as
u Lnm at x = W/2 and y = H/2 from (22) is given as
u Lnm at x = W/2 and y = H/2 from (23) is given as
u Lnm at x = W/2 and y = H/2 from (24) is given as
Since, potential is given by n m s snm u Lnm and from (34)-(36), it is seen that u Lnm gives the same value at the corner, potential is continuous at the corner. By multiplying (22)-(24) with the corresponding conjugate functions (25)-(27) and integrating, the coefficients s nm can be obtained as
Similarly, t nm can be obtained as
where Ω nm and ζ nm are given by the following equations:
Using (10) potential in the silicon region can be written as
where c nm is given by
B. Classical Threshold Voltage Modeling
Threshold voltage for undoped body devices is defined as the gate voltage when the integrated charge at the virtual cathode becomes equal to the critical charge (Q T ). It is found from the numerical simulation that only the first series term in (41) is sufficient to predict the potential at virtual cathode, and hence, in the further analysis only the first term is used. Classical integrated charge is obtained from (41) as
Now, as Φ is a very complicated function of x and y, the above integration cannot be evaluated analytically. Therefore, the above integration can be approximated as:
Here, U T is the thermal voltage, n i is the intrinsic carrier concentration, z c is the virtual cathode position, which is L/2 for low V ds , and q is the elementary charge. Using (44) and (41), the classical threshold voltage model is obtained as shown in (45) at the bottom of the page.
C. Quantum Threshold Voltage Modeling
The potential distribution obtained in (41) is quasi-parabolic in nature in x-and y-direction [see Fig. 1(b) ]. Hence, it is very difficult to solve Schrödinger equation with the potential expression given in (41). Therefore, in this paper, we approximate the actual potential well as the square potential well as shown by the checked lines in Fig. 1 . In this square potential well, the bottom represents the minima of conduction band energy (E co ) at the body center position (x = 0, y = 0, and z = z c ), and can be given as
Using the above value of potential energy (46), the Schrödinger equation becomes 
Equation (47) can be solved by standard variable separable technique [5] and its solution (Ψ) and (E) is given as
Here,h = h/(2π), h is the planks constant, Ψ is the wave function, and E is the energy of the electron wave. In silicon, there are six ellipsoidal valleys with m t and m l as the transverse and longitudinal effective masses, and i x and i y are the positive natural numbers. In (48) and (49), the masses (m x and m y ) and the lengths l x and l y take different values depending on the direction of quantization. For example, if masses and dimensions
of the film are m l and m t , and W and H along the quantization direction, then in (48) and (49), m x and m y will assume the mass of m t and m l , and l x and l y will assume the lengths as W and H, respectively. The energy reaches a minimum for a maximum mass (49). For silicon with six energy valleys, we have thus two lower energy valleys, two middle energy valleys, and two higher energy valleys, respectively. In a special case of equal height and width of the film, the two lower energy valleys and two middle energy valleys merge producing four lower energy valleys and two higher energy valleys. Thus, the charge per unit length per valley is given by
Using N 1−D as the 1-D density of states and f (E) as the Fermi-dirac function (50) leads to
(51) Here, m z is the mass of that valley, which is perpendicular to the direction of quantization. The charge (51) is difficult to solve. However, in the weak inversion regime the Fermi level is found to be much below the conduction band energy. Hence, using Bolzmann statistics the integrated charge could be approximated as
Using (49) and (52), the total integrated charge at virtual cathode (z = L/2) is given by However, it is seen from simulation that only one energy level is sufficient to predict the charge accurately. Hence, only one energy level is used in the further anaylsis.
Using (46) and (53) and the same definition of Q T , the quantum threshold voltage model becomes
where ρ is given by
The increase in the threshold voltage due to quantum effects is obtained from (45) and (57) and is given by
III. RESULTS AND DISCUSSION Fig. 2 shows the constant electrostatic potential contours of a quad gate transistor. We have used only one series term (n = 1 and m = 1) and 25 series terms (n = 5 and m = 5) in (10) for obtaining Fig. 2(a) and (b) , respectively. It is seen from the plot that only one series term is sufficient to predict the potential at virtual cathode but one needs several terms to predict the potential close to source and drain region. Thus, the assumption of linear potential variation at the insulator boundaries is valid. It is also observed that although we neglect the insulator corners, the potential is continuous at the corners. Fig. 3 shows the quantum charge distribution plot at virtual cathode position at gate voltage 0.3 V. Color represents the model and the line represents the 3-D Atlas simulation results. Fig. 4 represents the variation of total quantum integrated charge with gate voltage. It is seen from the figure that the quantum threshold voltage increase with decrease in film thickness. This is due to increase in energy quantization with decrease in film thickness. Equation (53) is used to obtain the integrated charge with only one energy level and one series term. Fig. 5 shows the variation of the quantum threshold voltage with width and height of the film at channel length of 20 nm. Fig. 6 shows the variation of quantum and classical threshold voltage with film height for different channel lengths at film width of 9 nm. The vertical spacing between the lines in Fig. 6 gives the SCE. It is observed that the SCE decreases slightly with energy quantization. This is due to increase in the effective band gap of silicon because of quantum effects [8] . The effect of confinement (ΔV T ), as obtained from (59) is shown in Fig. 7 as a function of device dimensions.
In literatures, no standard value is found for the threshold charge (Q T ). Some authors [7] have equated it with the thermal charge. However, we have found from the numerical simulation that the threshold voltage obtained by using the thermal charge sometimes (depending on the device geometry) lies in the strong inversion regime, and thus, overpredict the threshold voltage. In this paper, we first extract the threshold voltage from classical simulation of I d − V g characteristics by linear interpolation method for wide range of device architectures. Corresponding to the extracted threshold voltage, integrated charge at virtual cathode is computed for each device and an average charge is taken as the threshold charge, which is 5 × 10 24 qWHcm −1 . Figs. 8 and 9 show the variation of first derivative of quantum threshold voltage with film height and length, respectively. A quad gate transistor is symmetric about width and height. Hence, the derivative of quantum threshold voltage with respect to channel width also remains almost same as height compared to higher values, which is due to the quantum confinement effect. The effect of variation of device geometries on the quantum threshold voltage could be obtained by using the chain rule as follows:
Now, for example, if there is 5% increase in width of the transistor due to process variation for the geometry W = 9 nm, H = 8 nm, and L = 20 nm, using the derivative values from Figs. 8 and 9, we get the following value for ΔV TQ as:
(61) If we assume zero variation in channel length, the variation in threshold voltage can be made zero if film height decreases by an amount of 7.5%. In this way in a quad gate MOSFET, the effect of variation in one dimension could be compensated by properly tuning the other dimension.
So far in the discussion, we assumed the value of the effective masses to be equal to the value of bulk silicon effective masses. However, the values of effective masses changes with the device dimensions. For a cylindrical body silicon nanowire transistor, having a diameter d, the effective mass could be formulated as a function of d by following equation [9] :
where a l,t and b l,t are the fitting parameters having the values a l = 0, a t = 0.68, b l = 0.28, and b t = 0.87. m * l,t (∞) denotes the effective mass in bulk silicon. In this paper, we approximated the value of equivalent nanowire diameter to be equal to (W + H)/2. In Fig. 10 the lines shows the variation of threshold voltage if we use the constant bulk effective mass and dashed lines shows the variation of threshold voltage if we use effective mass obtained from (62). It is seen from the figure that the threshold voltage is low when we consider the effective mass dependence on device geometry rather than assuming it to be a constant.
IV. CONCLUSION
A physically based analytical linear quantum threshold voltage model for a quad gate has been developed and verified as against professional numerical simulator. The proposed model, which is based on the solution of the Poisson and Schrödinger equations does not use any fitting parameters and is capable of predicting the threshold voltage for ultrashort channel and ultrathin body devices.
